UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/075,178	02/14/2002	Andy H. Gan	X-1068 US	7288

24309 7590 09/25/2003

XILINX, INC
ATTN: LEGAL DEPARTMENT
2100 LOGIC DR
SAN JOSE, CA 95124

EXAMINER	
TAT, BINH C	

ART UNIT	PAPER NUMBER
2825	

DATE MAILED: 09/25/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/075,178	GAN, ANDY H.	
	Examiner	Art Unit	
	Binh C. Tat	2825	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *14 February 2002* .

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-28* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-28* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *14 February 2002* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11)☐ The proposed drawing correction filed on _____ is: a)☐ approved b)☐ disapproved by the Examiner.

If approved, corrected drawings are required in reply to this Office action.

12)☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____ .

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

14)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) ☐ The translation of the foreign language provisional application has been received.

15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) *2* .
4) ☐ Interview Summary (PTO-413) Paper No(s). _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: .

DETAILED ACTION

1. This office action is in response to application 10/075178 filed on 02/14/02.

Claims 1-28 remain pending in the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

2. Claims 1-28 are rejected under 35 U.S.C. 102(e) as being anticipated by Lien et al. (US Patent 6301696).

3. As to claims 1 (method), 6 (method), 11 (device), and 21 (system), Lien et al. teach a method for configuring a routing program for routing connections between an integrated circuit device and an embedded core, comprising: obtaining a first horizontal pitch and a first vertical pitch for one of the integrated circuit device and the embedded core (see fig 8a and 8b col 8 lines 39- 67 amd col 9 lines 1-8); obtaining a second horizontal pitch and a second vertical pitch for the other of the integrated circuit device and the embedded core, the first vertical pitch and the

second vertical pitch being different (see fig 8a and 8b col 8 lines 39- 67 amd col 9 lines 1-8 and fig 9a and 9b col 9 lines 9-26); inputting a first connection layer input to the routing program, the first connection layer input including the first vertical pitch and a horizontal direction (see fig 8a and 8b col 8 lines 39- 67 amd col 9 lines 1-8 and fig 9a and 9b col 9 lines 9-67 and col 10 lines 1-33); and inputting a second connection layer input to the routing program, the second connection layer input including the second horizontal pitch and a vertical direction (see fig 8a and 8b col 8 lines 39- 67 amd col 9 lines 1-8 and fig 9a and 9b col 9 lines 9-67 and col 10 lines 1-33).

4. As to claim 2, 7, 13, and 23 Lien et al. teach wherein the one of the integrated circuit device and the embedded core is a programmable logic device (see col 4 lines 38-49).

5. As to claims 3, 8, 15, 17, and 24 Lien et al. teach wherein the other of the integrated circuit device and the embedded core is a microprocessor core. (see col 4 lines 38-49 and background and summary).

6. As to claim 4, 9, 14, and 16 Lien et al. teach wherein the programmable logic device is a field programmable gate array (see col 4 lines 38-49).

7. As to claim 5, 10, 18 -20 and 25-28 Lien et al. teach wherein the field programmable gate array and the microprocessor core are formed as separate integrated circuits which are interconnected, the field programmable gate array having a first plurality of metal layers, the microprocessor core having a second plurality of metal layers, at leas; one layer of the first plurality of metal layers having the first horizontal pitch and the first vertical pitch, and at least one layer of the second plurality of metal layers having the second horizontal pitch and the

second vertical pitch (see fig 8a and 8b col 8 lines 39- 67 amd col 9 lines 1-8 and fig 9a and 9b col 9 lines 9-67 and col 10 lines 1-33) .

8. As to claim 12 Lien et al. teach further comprising a plurality of logic blocks for interconnecting the first device and the second device (see col 9 lines 9-67 and col 10 lines 1-33).

9. As to claim 22 Lien et al. teach wherein the external memory circuit comprises one of a group of integrated circuits comprising: an EEPROM, an EPROM, and a PROM (see background).

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3431 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat
Art Unit 2825
September 6, 2003

VUTHE SIEK
PRIMARY EXAMINER